

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

⑪ Publication number:

0 197 505  
A2

⑫

## EUROPEAN PATENT APPLICATION

⑬ Application number: 86104534.2

⑬ Int. Cl.4: G 11 C 11/24

⑭ Date of filing: 03.04.86

⑬ Priority: 05.04.85 JP 71036/85

⑭ Inventor: Takemas, Yoshihiro  
8-13-303 Akasaka Minato-ku  
Tokyo 107(JP)

⑬ Date of publication of application:  
15.10.85 Bulletin 86/42

⑭ Inventor: Nakano, Masao  
473-4-506 Hisasue Taketsu-ku  
Kawasaki-shi Kanagawa 213(JP)

⑬ Designated Contracting States:  
DE FR GB

⑭ Inventor: Sato, Kimiaki  
4-11-35-204, Minamiazabu Minato-ku  
Tokyo 106(JP)

⑬ Applicant: FUJITSU LIMITED  
1015, Kamikodanaka Nakahara-ku  
Kawasaki-shi Kanagawa 211(JP)

⑭ Inventor: Kodama, Nobumi  
Fujisudaigonakahararayo, 798 Shimokodanaka  
Nakahara-ku Kawasaki-shi Kanagawa 211(JP)


⑬ Representative: Schmidt-Evers, Jürgen, Dipl.-Ing. et al.  
Patentanwälte Dipl.-Ing. H. Mitscherlich Dipl.-Ing. K.  
Gunschmann Dipl.-Ing. Dr.rer.nat. W. Körber Dipl.-Ing. J.  
Schmidt-Evers Dipl.-Ing. W. Melzer Steinsdorfstrasse 10  
D-8000 München 22(DE)

### ⑬ Semiconductor memory device.

⑭ A semiconductor memory device comprises a memory cell array (MA), a bit line charge-up circuit (Q1, Q2) coupled to one of a plurality of pairs of bit lines (BL, BL, BL1, BL1) from the memory cell array (MA) for initially charging up the one pair of bit lines (BL, BL, BL1, BL1) to a first voltage which is lower than a power source voltage (Vcc) used to drive the semiconductor memory device, an active restore circuit (Q5-Q12) coupled to the one pair of bit lines (BL, BL, BL1, BL1) and a switching circuit (Q15, Q16) coupled to the one pair of bit lines (BL, BL, BL1, BL1) for disconnecting the one pair of bit lines (BL, BL, BL1, BL1) into a first pair of bit line sections (BL, BL) on the site of the memory cell array (MA) and a second pair of bit line sections (BL1, BL1) on the side of the active restore circuit (Q5-Q12) after the one pair of bit lines (BL, BL, BL1, BL1) are initially charged up to the first voltage. The active restore circuit (Q5-Q12) charges up one of the pair of bit line sections (BL1, BL1) on the side of the active restore circuit (Q5-Q12) to a second voltage which is higher than the first voltage depending on a datum read out from the memory cell array (MA).

EP 0 197 505 A2

FIG. 3



1 TITLE OF THE INVENTION

## SEMICONDUCTOR MEMORY DEVICE

BACKGROUND OF THE INVENTION

5 The present invention generally relates to semiconductor memory devices, and more particularly to a semiconductor memory device such as a dynamic random access memory (DRAM) comprising one-transistor one-capacitor type memory cells, in which it is possible to  
10 reduce the power consumption compared to conventional semiconductor memory devices.

An example of a conventional semiconductor memory device generally comprises a memory cell array, a bit line charge-up circuit, a sense amplifier circuit, an  
15 active restore circuit and a column select circuit with respect to a pair of bit lines. The pair of bit lines from the memory cell array are coupled to each of the bit line charge-up circuit, the sense amplifier circuit, the active restore circuit and the column select circuit. The  
20 bit line charge-up circuit is used to initially charge the bit lines to a power source voltage. A datum (voltage) is read out from a memory cell within the memory cell array by use of the sense amplifier circuit which senses and amplifies the voltage read out via the bit lines. Hence,  
25 a small difference in the potentials at the bit lines is amplified and supplied to the active restore circuit. However, there is an inevitable decrease in the potential when the voltage is read out from the memory cell array by use of the sense amplifier circuit, and the active restore  
30 circuit is used to compensate for this decrease in the potential by amplification. Out of a plurality of such amplified signals from a plurality of active restore circuits, the column select circuit selectively passes a

1 signal obtained from one pair of bit lines and supplies this signal to an external data file, for example, via a data bus.

However, a charge-up current or a discharge current in the pair of bit lines can be described by the following equation and is considerably large.

$$\begin{aligned} & [\text{Charge-up current (or discharge current)}] \\ & = [(\text{Potential at bit line}) \times (\text{Capacitance})] / [\text{Time}] \end{aligned}$$

Accordingly, in order to reduce the power consumption, semiconductor memory devices have been recently proposed in which the initial charge-up voltage is made less than or equal to one-half the power source voltage. When the initial charge-up voltage is one-half the power source voltage, the charge-up current becomes one-half that of the conventional semiconductor memory device described before.

But as will be described later on in the specification in conjunction with the drawings, when the initial charge-up voltage is reduced to less than or equal to one-half the power source voltage and the active restore circuit of the conventional semiconductor memory device is used as it is, it is extremely difficult to increase the potentials at the bit lines from this reduced charge-up voltage to the power source voltage. As a result, there are problems in that the power consumption of the semiconductor memory device cannot be reduced considerably without introducing undesirable effects on the operation of the semiconductor memory device.

30 SUMMARY OF THE INVENTION

Accordingly, it is a general object of the present invention to provide a novel and useful semiconductor memory device in which the problems

1 described heretofore are eliminated.

Another and more specific object of the present invention is to provide a semiconductor memory device in which bit lines are initially charged up to a first 5 voltage which is lower than a power source voltage and the bit lines are thereafter charged up to a second voltage which is higher than the first voltage. According to the semiconductor memory device of the present invention, the power consumption is reduced because the bit lines are 10 initially only charged up to the first voltage.

Furthermore, although the bit lines are initially only charged up to the first voltage, it is possible to positively charge up the bit line to the second voltage depending on a read out datum so that a normal operation 15 of the semiconductor memory device is ensured.

Still another object of the present invention is to provide a semiconductor memory device comprising a memory cell array comprising memory cells, a plurality of pairs of bit lines which are coupled to the memory cells 20 of the memory cell array, a bit line charge-up circuit coupled to one of the plurality of pairs of bit lines for initially charging up the one pair of bit lines from the memory cell array to a first voltage which is lower than a power source voltage used to drive the semiconductor 25 memory device, an active restore circuit coupled to the one pair of bit lines and a switching circuit coupled to the one pair of bit lines for disconnecting the one pair of bit lines into a first pair of bit line sections on the side of the memory cell array and a second pair of bit 30 line sections on the side of the active restore circuit after the one pair of bit lines are initially charged up to the first voltage, wherein the active restore circuit charges up one of the pair of bit line sections on the

1 side of the active restore circuit to a second voltage  
which is higher than the first voltage depending on a  
datum read out from the memory cell array. According to  
the semiconductor memory device of the present invention,  
5 the power consumption of the semiconductor memory device  
is reduced and the normal operation of the semiconductor  
memory device is ensured.

A further object of the present invention is to  
provide a semiconductor memory device which further  
10 comprises another bit line charge-up circuit on the side  
of the active restore circuit for charging up the pair of  
bit line sections on the side of the active restore  
circuit to a third voltage which is greater than the first  
voltage and smaller than the second voltage, wherein the  
15 two bit line charge-up circuits are controlled  
independently by two different signals. According to the  
semiconductor memory device of the present invention, the  
charge-up of the bit line from the third voltage to the  
second voltage depending on the datum read out from the  
20 memory cell array can be performed at a high speed so that  
the semiconductor memory device is unaffected by a voltage  
fluctuation in the power source voltage.

Other objects and further features of the  
present invention will be apparent from the following  
25 detailed description when read in conjunction with the  
accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a circuit diagram showing an essential  
30 part of an example of the conventional semiconductor  
memory device;

FIG.2 is a diagram showing changes in the  
potentials with respect to time at various parts of the

1 semiconductor memory device shown in FIG.1;

FIG.3 is a circuit diagram showing an essential part of an embodiment of the semiconductor memory device according to the present invention;

5 FIGS.4A and 4B are diagrams showing changes in the potentials with respect to time at various parts of the semiconductor memory device shown in FIG.3 for explaining the operation of a first embodiment of the present invention; and

10 FIGS.5A and 5B are diagrams showing changes in the potentials with respect to time at various parts of the semiconductor memory device shown in FIG.3 for explaining the operation of a second embodiment of the present invention.

15

DETAILED DESCRIPTION

First, description will be given with respect to the operation of an example of the conventional semiconductor memory device by referring to FIGS.1 and 2.

20 As shown in FIG.1, the conventional semiconductor memory device generally comprises a memory cell array MA, a bit line charge-up circuit comprising transistors Q1 and Q2, a sense amplifier circuit comprising transistors Q3 and Q4, an active restore circuit comprising transistors Q5, Q6, Q7, Q8, Q9, Q10, Q11 and Q12 and a column select circuit comprising transistors Q13 and Q14. A pair of bit lines BL and  $\bar{BL}$  from the memory cell array MA are coupled to each of the bit line charge-up circuit, the sense amplifier circuit, the active restore circuit and the column select circuit. Word lines WL are coupled to the memory cell array MA. A signal line BC is coupled to the bit line charge-up circuit, and a signal line SAG is coupled to the sense amplifier circuit. Signal lines RS

1 and  $\overline{RS}$  are coupled to the active restore circuit. In FIG.1, Vcc denotes a positive power source voltage, N01 and N02 respectively denote nodes within the active restore circuit and DB denotes a data bus line.

5 The conventional semiconductor memory device shown in FIG.1 employs the folded bit lines BL and  $\overline{BL}$  in order to read out with a satisfactory sensitivity a small charge stored in a memory capacitor which is within the memory cell array MA and has a small capacitance.

10 When data are read out from the memory cell array MA by use of the sense amplifier circuit, there is an inevitable decrease in the potential. The active restore circuit is provided to compensate for this decrease in the potential by amplification. The data 15 amplified in the active restore circuit are supplied to the column select circuit which selectively passes a datum related to one pair of bit lines. The data selectively passed by the column select circuit is transmitted through the data bus line DB, amplified and supplied to a data 20 file (not shown).

In the conventional semiconductor memory device shown in FIG.1, the potential at a point P is Vcc and the bit lines BL and  $\overline{BL}$  are initially charged up to the voltage Vcc by the bit line charge-up circuit. The datum 25 or voltage read out from the memory cell array MA is obtained through these bit lines BL and  $\overline{BL}$  which are charged up, and a small difference in the potentials at the bit lines BL and  $\overline{BL}$  is amplified and converted into a signal. However, a charge-up current or a discharge 30 current in the bit lines BL and  $\overline{BL}$  is considerably large as may be seen from the following equation.

$$\begin{aligned} & \text{[Charge-up (or discharge) current]} \\ & = [(\text{Potential at bit line}) \times (\text{Capacitance})] / [\text{Time}] \end{aligned}$$

1           Accordingly, in order to reduce the power  
consumption of the semiconductor memory device,  
semiconductor memory devices have been recently proposed  
in which the charge-up voltage is made less than or equal  
5 to one-half the voltage  $V_{CC}$ . When the potential at the  
point P is  $V_{CC}/2$  and the charge-up voltage is  $V_{CC}/2$ , the  
charge-up current becomes one-half that of the  
conventional semiconductor memory device described before.

However, problems occur when the charge-up  
10 voltage is made less than or equal to  $V_{CC}/2$  and the active  
restore circuit shown in FIG.1 is used as it is. Such  
problems will now be described in conjunction with FIG.2.  
FIG.2 shows changes in the potentials with respect to time  
at various parts of the semiconductor memory device shown  
15 in FIG.1. In FIG.2, the designations used in FIG.1 are  
used to show the potentials at the various parts of the  
semiconductor memory device, and  $V_{SS}$  denotes a ground  
voltage.

The potential at the point P is  $V_{CC}/2$ . Before  
20 the read-out is made from the memory cell array MA, the  
potentials at the signal lines BC and  $\bar{RS}$  are respectively  
raised to  $V_{CC}$ . Hence, the transistors Q1 and Q2 of the  
bit line charge-up circuit are initially turned ON, and  
the potentials at the bit lines BL and  $\bar{BL}$  are respectively  
25 reset to  $V_{CC}/2$ . At the same time, the transistors Q7 and  
Q8 of the active restore circuit are also turned ON, and  
the potentials at the nodes N01 and N02 are respectively  
reset to  $V_{CC}/2$ .

When the mode changes from a stand-by (or reset)  
30 mode to an active mode in which the read-out is made, the  
potentials at the signal lines BC and  $\bar{RS}$  respectively  
decrease toward the ground voltage  $V_{SS}$ , and the bit lines  
BL and  $\bar{BL}$  assume floating states. When the potential at

1 the word line WL increases, a small difference occurs  
between the potentials at the bit lines BL and  $\overline{BL}$  due to a  
datum ("0" or "1") read out from the memory cell within  
the memory cell array MA. A signal corresponding to the  
5 read out datum is amplified by decreasing the potential at  
a common source point of the transistors Q1 and Q2 which  
constitute the sense amplifier circuit. The potential at  
only the bit line which becomes low decreases from  $V_{cc}/2$   
10 to  $V_{ss}$ , and at the same time, the potential at one of the  
nodes N01 and N02 decreases to  $V_{ss}$ . In the case shown in  
FIG.2, the potential at the bit line  $\overline{BL}$  decreases. Hence,  
the transistor Q12 within the active restore circuit is  
turned ON and the potential at the node N02 decreases to  
15  $V_{ss}$ . However, the potential at the node N01 is maintained  
to  $V_{cc}/2$ .

In this state, the potential at the signal line  
RS is increased so as to increase the potential at the  
node N01 from  $V_{cc}/2$  by the operation of the transistors Q9  
and Q10. In actual practice, metal oxide semiconductor  
20 (MOS) diodes are used for the transistors Q9 and Q10.

Normally, the potential at the bit line must be  
zero when the datum is "0" and  $V_{cc}$  when the datum is "1".  
Hence, when the datum is "1", the bit line BL must be  
charged up from  $V_{cc}/2$  to  $V_{cc}$ . In order to charge up the  
25 bit line BL from  $V_{cc}/2$  to  $V_{cc}$ , it is necessary to increase  
the potential at the node N01 and turn the transistor Q7  
ON. In this case, it is necessary to increase the  
potential at the node N01 to  $V_{cc} + V_r$ , where  $V_r$  denotes  
the threshold voltage of the transistor Q7. The potential  
30 at the line RS increases from  $V_{ss}$  to  $V_{cc}$ , but the original  
potential at the node N01 is  $V_{cc}/2$ . Accordingly, the  
potential at the node N01 cannot be increased to  $V_{cc} + V_r$   
with ease.

1        Generally, the capacitance added at the node N01  
must be small compared to the capacitance of the  
transistor Q9 which is actually a MOS diode. If the  
capacitance added at the node N01 were large compared to  
5        the capacitance of the transistor Q9, the potential at the  
node N01 will not reach a sufficiently large value even  
when the potential at the node N01 is increased by the  
operation of the transistor Q9. Hence, in order to  
increase the potential at the node N01 to the sufficiently  
10      large value, the capacitance and thus the size of the  
transistor Q9 (that is, the MOS diode) must be increased.  
However, since a plurality of active restore circuits are  
provided in accordance with the interval with which a  
plurality of pairs of bit lines are provided, it is  
15      impossible to relatively reduce the capacitance added at  
the node N01 compared to the capacitance of the transistor  
Q9 by adding a large capacitance. Furthermore, when the  
large capacitance is added, the load becomes excessively  
large and a large voltage will be required to increase the  
20      potential at the node N01.

For these reasons, it is extremely difficult to  
increase the potential at the node N01 (or N02) to over  
 $V_{cc} + V_r$  and charge up the bit line BL (or  $\bar{BL}$ ) to  $V_{cc}$ .

Accordingly, the semiconductor memory device of  
25      the present invention is designed so that the bit lines  
are initially charged up to a first voltage which is lower  
than  $V_{cc}$  but it is possible to thereafter charge up the  
bit line to a second voltage which is higher than the  
first voltage depending on the read out datum, thereby  
30      making it possible to reduce the power consumption of the  
semiconductor memory device without introducing  
undesirable effects on the operation of the semiconductor  
memory device.

1 FIG.3 is a circuit diagram showing an essential  
part of an embodiment of the semiconductor memory device  
according to the present invention. In FIG.3, those parts  
which are the same as those corresponding parts in FIG.1  
5 are designated by the same reference numerals, and  
description thereof will be omitted. The semiconductor  
memory device shown in FIG.3 differs from the  
semiconductor memory device shown in FIG.1 in that a  
switching circuit comprising transfer gate transistors Q15  
10 and Q16 and a bit line charge-up circuit (hereinafter  
referred to as a second bit line charge-up circuit)  
comprising transistors Q17 and Q18 are additionally  
provided. The switching circuit is provided between the  
sense amplifier circuit comprising the transistors Q3 and  
15 Q4 and the active restore circuit comprising the  
transistors Q5 through Q12. The switching circuit  
separates the pair of bit lines into bit line sections BL  
and  $\bar{BL}$  on the side of the memory cell array MA and bit  
line sections  $BL_1$  and  $\bar{BL}_1$  on the side of the active  
20 restore circuit. The second bit line charge-up circuit is  
used to charge up the bit line sections  $BL_1$  and  $\bar{BL}_1$  to  
 $V_{CC} - V_r$ . A signal line BC1 is coupled to the bit line  
charge-up circuit (hereinafter referred to as a first bit  
line charge-up circuit) comprising the transistors Q1 and  
25 Q2, and a signal line BC2 is coupled to the second bit  
line charge-up circuit. A signal line BT is coupled to  
the switching circuit.

30 Description will now be given with respect to a  
first embodiment of the present invention by referring to  
FIGS.3, 4A and 4B. FIGS.4A and 4B show changes in the  
potentials with respect to time at various parts of the  
semiconductor memory device shown in FIG.3 for explaining  
the operation of the first embodiment of the present

1 invention. In FIGS.4A and 4B, the designations used in  
FIG.3 are used to show the potentials at the various parts  
of the semiconductor memory device, and Vss denotes the  
ground voltage. FIG.4A shows the changes in the  
5 potentials at circuit parts on the side of the memory cell  
array MA, and FIG.4B shows the changes in the potentials  
at circuit parts on the side of the active restore  
circuit.

In the stand-by mode of the first embodiment,  
10 the potentials at the signal lines BC1 and BC2 are  
respectively increased to Vcc, the bit line sections BL  
and  $\bar{BL}$  are respectively charged up to  $Vcc/2$  and the bit  
line sections B<sub>L1</sub> and  $\bar{B}_{L1}$  are respectively charged up to  
 $Vcc - Vr$ . At the same time, the nodes N01 and N02 are  
15 charged up to  $Vcc - Vr$  because the potential at the line  
 $\bar{RS}$  is  $Vcc$ . The fact that the potentials at the nodes N01  
and N02 are  $Vcc - Vr$  and high leads to the advantages  
which will be described later. The transfer gate  
transistors Q15 and Q16 are turned OFF after the pair of  
20 bit lines, that is, the bit line sections BL,  $\bar{BL}$ , B<sub>L1</sub> and  
 $\bar{B}_{L1}$  are initially charged up to  $Vcc/2$ . The bit line  
sections BL,  $\bar{BL}$ , B<sub>L1</sub> and  $\bar{B}_{L1}$  assume floating states when  
the potential at the signal line BC1 is decreased from  
 $Vcc$ .

25 When the potential at the word line WL is  
increased, a datum read out from the memory cell within  
the memory cell array MA is obtained at the bit line  
sections BL and  $\bar{BL}$ . The potential at the bit line which  
is low decreases to Vss when the transistors Q3 and Q4  
30 constituting the sense amplifier circuit are turned ON.  
When the potential at the signal line  $\bar{RS}$  is decreased and  
the potential at the signal line BT is increased, the bit  
line sections BL and B<sub>L1</sub> become connected and the bit line

1 sections  $\overline{BL}$  and  $\overline{BL1}$  become connected.

In the first embodiment, when the potential at the signal line BT is increased after the sense amplifier circuit operates, the potential at the bit line section  $\overline{BL}$  5 decreases to Vss. For this reason, the potential at the node N02 is also Vss. On the other hand, the potential at the node N01 is maintained to Vcc - Vr. Accordingly, when the potential at the signal line RS is increased from Vss to Vcc, the potential at the node N01 becomes higher than 10 than Vcc + Vr and it is thus possible to charge up the bit line sections BL and BL1 to Vcc via the transistor Q7.

The potential Vcc - Vr obtainable at the node N01 is considerably high compared to the potential Vcc/2 obtainable in the conventional semiconductor memory device 15 shown in FIG.1. Due to this high potential at the node N01, it is possible to charge up the bit line which is high at a high speed when the potential at the signal line RS is increased from Vss to Vcc.

According to the first embodiment, the 20 semiconductor memory device is initially charged up to a first voltage which is lower than the power source voltage. Hence, the required charge-up current is small and the power consumption can be reduced effectively. Furthermore, after the semiconductor memory device is 25 initially charged up, only the bit lines are charged up to a second voltage which is much higher than the first voltage so that the semiconductor memory device can operate normally. The bit line is charged up to the second voltage from a third voltage which is greater than 30 the first voltage and is smaller than the second voltage, so that it is possible to positively charge up the bit line to the second voltage. For example, the first voltage is less than or equal to Vcc/2, the second voltage

1 is equal to Vcc and the third voltage is equal to  
Vcc - Vr.

5 In the first embodiment described heretofore,  
the same signal is applied to the signal lines BC1 and BC2  
which respectively control the first and second bit line  
charge-up circuits. However, different signals may be  
applied to the signal lines BC1 and BC2 so as to  
independently control the first and second bit line  
charge-up circuits.

10 Next, description will be given with respect to  
a second embodiment of the present invention in which  
different signals are applied to the signal lines BC1 and  
BC2, by referring to FIGS.3, 5A and 5B. FIGS.5A and 5B  
show changes in the potentials with respect to time at  
15 various parts of the semiconductor memory device shown in  
FIG.3 for explaining the operation of the second  
embodiment of the present invention. In FIGS.5A and 5B,  
the designations used in FIGS.4A and 4B are also used to  
show the potentials at the various parts of the  
20 semiconductor memory device. FIG.5A shows the changes in  
the potentials at circuit parts on the side of the memory  
cell array MA, and FIG.5B shows the changes in the  
potentials at circuit parts on the side of the active  
restore circuit.

25 In the second embodiment, the operation on the  
side of the memory cell array MA is essentially the same  
as that of the first embodiment, as may be seen by  
comparing FIGS.4A and 5A. However, on the side of the  
active restore circuit in the second embodiment, the  
30 potentials at the signal lines BT and  $\bar{RS}$  are respectively  
increased to Vcc in the stand-by mode. Accordingly, the  
bit line sections BL,  $\bar{BL}$ , BLL and  $\bar{BLL}$  and the nodes N01  
and N02 are respectively charged up to Vcc/2, and the

1 semiconductor memory device is in a perfect stand-by mode. When the mode of the semiconductor memory device changes to the active mode, the potential at the signal line BC1 decreases and the potential at the word line WL increases to obtain the datum via the bit lines. The read out datum is sensed and amplified in the sense amplifier circuit as in the first embodiment described before. At the same time, however, the potential at the signal line BT is decreased in the second embodiment and the potential at the signal line BC2 is increased while the read out datum is amplified in the sense amplifier circuit. Hence, the second embodiment differs from the first embodiment in that the potentials at the bit line sections BL1 and BL1 and the nodes N01 and N02 are respectively increased from Vcc/2 to Vcc - Vr by decreasing the potential at the signal line BT and increasing the potential at the signal line BC2 while the read out datum is amplified in the sense amplifier circuit.

The rest of the operation of the second embodiment is basically the same as that of the first embodiment. That is, the potentials at the signal line RS and the signal line BC1 are respectively decreased, and the potential at the signal line BT is increased. As a result, the potential at the node N02 becomes Vss and the potential at the node N01 becomes Vcc - Vr. When the potential at the signal line RS is increased from Vss to Vcc, the potential at the node N01 becomes over Vcc + Vr and the bit line sections BL and BL1 are respectively charged up to Vcc.

According to the second embodiment, it is possible to obtain effects which are the same as those obtainable in the first embodiment. Furthermore, the charge-up of the bit line to the power source voltage

1 depending on the read out datum can be performed at a high  
speed according to the second embodiment.

2         The second embodiment is advantageous in that  
3 the semiconductor memory device is less affected by a  
4 voltage fluctuation in the power source voltage compared  
5 to the first embodiment. In other words, in the first  
embodiment described before, the potentials at the signal  
lines BC1 and BC2 fluctuate when there is a voltage  
fluctuation in the power source voltage.

10         Generally, the tolerance of the voltage  
11 fluctuation in the power source voltage is in the order of  
12 5 (volts)  $\pm$  10 (%) in the case of the semiconductor memory  
13 device. When it is assumed that the power source voltage  
14 changes from 5.5 (volts) to 4.5 (volts), a similar change  
15 occurs in the potentials at the signal lines BC1 and BC2.  
16 On the other hand, the potentials at the nodes N01 and N02  
17 and the bit line sections BL1 and  $\overline{BL1}$  are respectively  
18 maintained to the charged up potentials of 5.5  
19 (volts) -  $V_r$ . For this reason, after the fluctuation in  
20 the power source voltage occurs, the charged up potentials  
21 are in excess for the semiconductor memory device to  
22 operate at 4.5 (volts), and this excess charge may cause  
23 an erroneous operation of the semiconductor memory device  
24 of the first embodiment.

25         However, in the second embodiment, the charge-up  
26 time required to charge up the bit line sections BL1 and  
27  $\overline{BL1}$  and the nodes N01 and N02 to the potential  $V_{cc} - V_r$  by  
28 increasing the potential at the signal line BC2 to the  
29 power source voltage  $V_{cc}$  is extremely short as may be seen  
30 from FIG.5B. The probability that the power source  
voltage fluctuates within this extremely short charge-up  
time is extremely small. Hence, the operation of the  
second embodiment is reliable even if the fluctuation in

1 the power source voltage should occur.

Further, the present invention is not limited to these embodiments, but various variations and modifications may be made without departing from the scope 5 of the present invention.

10

15

20

25

30

1  
1 CLAIMS

1. A semiconductor memory device comprising:
  - 5 a memory cell array (MA) comprising memory cells;
  - 10 a plurality of pairs of bit lines (BL,  $\overline{BL}$ , BL1,  $\overline{BL1}$ ) which are coupled to the memory cells of said memory cell array (MA);
  - 15 a bit line charge-up circuit (Q1, Q2) coupled to one of the plurality of pairs of bit lines (BL,  $\overline{BL}$ , BL1,  $\overline{BL1}$ ) for initially charging up said one pair of bit lines (BL,  $\overline{BL}$ , BL1,  $\overline{BL1}$ ) from said memory cell array (MA) to a first voltage, said first voltage being lower than a power source voltage Vcc used to drive the semiconductor memory device;
  - 20 an active restore circuit (Q5-Q12) coupled to said one pair of bit lines (BL,  $\overline{BL}$ , BL1,  $\overline{BL1}$ ); characterized in a switching circuit (Q15, Q16) coupled to said one pair of bit lines (BL,  $\overline{BL}$ , BL1,  $\overline{BL1}$ ) for disconnecting said one pair of bit lines (BL,  $\overline{BL}$ , BL1,  $\overline{BL1}$ ) into a first pair of bit line sections (BL,  $\overline{BL}$ ) on the side of said memory cell array (MA) and a second pair of bit line sections (BL1,  $\overline{BL1}$ ) on the side of said active restore circuit (Q5-Q12) after said one pair of bit lines (BL,  $\overline{BL}$ , BL1,  $\overline{BL1}$ ) are initially charged up to said first voltage,
  - 25 said active restore circuit (Q5-Q12) charging up one of the pair of bit line sections (BL1,  $\overline{BL1}$ ) on the side of said active restore circuit (Q5-Q12) to a second voltage which is higher than said first voltage depending on a datum read out from said memory cell array (MA).
- 30 2. A semiconductor memory device as claimed in claim 1, characterized in that said first voltage is less

1

2

than or equal to  $V_{cc}/2$ .

3. A semiconductor memory device as claimed in claim  
5 1 or 2, characterized in that said second voltage is  
equal to  $V_{cc}$ .

4. A semiconductor memory device as claimed in any  
one of claims 1 to 3, characterized in further comprising  
10 a second bit line charge-up circuit (Q17, Q18) coupled  
to the pair of bit line sections (BL1, BL1) on the side  
of said active restore circuit (Q5-Q12), said second  
bit line charge-up circuit (Q17, Q18) charging up said  
one of the pair of bit line sections (BL1, BL1) on the  
15 side of said active restore circuit (Q5-Q12) to a third  
voltage which is higher than said first voltage and  
is lower than said second voltage.

5. A semiconductor memory device as claimed in claim  
20 4, characterized in that said active restore circuit  
(Q5-Q12) charges up said one of the pair of bit line  
sections (BL1, BL1) on the side of said active restore  
circuit (Q5-Q12) from said third voltage to said second  
voltage depending on the datum read out from said memory  
25 cell array (MA).

6. A semiconductor memory device as claimed in claim  
4 or 5, characterized in that said active restore circuit  
comprises a plurality of transistors (Q5-Q12), and  
30 said third voltage is selected to  $V_{cc} - V_r$ , where  $V_r$   
denotes a threshold voltage of one of the transistors  
constituting said active restore circuit.

- 1 7. A semiconductor memory device as claimed in anyone of claims 4 to 6, characterized in that the two bit line charge-up circuits (Q1,Q2;Q17,Q18) are controlled by the same signal.
- 5 8. A semiconductor memory device as claimed in anyone of claims 4 to 6, characterized in that the two bit line charge-up circuits (Q1,Q2;Q17,Q18) are independently controlled by two different signals.
- 10 9. A semiconductor memory device as claimed in anyone of claims 1 to 8, characterized in that said pair of bit line sections (BL,BL) on the side of said memory cell array (MA) and said pair of bit line sections (BL1,BL1) on the side of said active restore circuit (Q5-Q12) are respectively charged up to said first voltage in a stand-by mode of said semiconductor memory device.
- 15 10. A semiconductor memory device as claimed in anyone of claims 1-8, characterized in that said pair of bit line sections (BL,BL) on the side of said memory cell array (MA) are charged up to said first voltage and said pair of bit line sections (BL1,BL1) on the side of said active restore circuit (Q5-Q12) are charged up to a third voltage in a stand-by mode of said semiconductor memory device (MA), said third voltage being higher than said first voltage and smaller than said second voltage.

FIG. 1 PRIOR ART




FIG. 2  
PRIOR ART




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A





FIG. 5B





Europäisches Patentamt  
European Patent Office  
Office européen des brevets



⑪ Publication number:

0 197 505 B1

⑫

## EUROPEAN PATENT SPECIFICATION

⑬ Date of publication of patent specification: 31.07.91 ⑮ Int. Cl. 5: G11C 11/409  
⑯ Application number: 86104534.2  
⑰ Date of filing: 03.04.86

④ Semiconductor memory device.

⑩ Priority: 05.04.85 JP 71036/85  
⑪ Date of publication of application:  
15.10.86 Bulletin 86/42  
⑫ Publication of the grant of the patent:  
31.07.91 Bulletin 91/31  
⑬ Designated Contracting States:  
DE FR GB  
⑭ References cited:  
EP-A- 0 114 492  
US-A- 4 162 416  
US-A- 4 247 917

ELECTRONICS & COMMUNICATIONS IN JAPAN, vol. 65, no. 3, March 1982, pages 85-92, Silver Spring, Maryland, US; K. FUJISHIMA et al.: "Dynamic MOS RAM by midpoint precharge"

IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-19, no. 4, August 1984, pages 451-454, IEEE, New York, US; N. CHAU-CHUN LU et al.: "Half-VDD bit-line sensing scheme in CMOS DRAM's"

⑮ Proprietor: FUJITSU LIMITED  
1015, Kamikodanaka Nakahara-ku  
Kawasaki-shi Kanagawa 211(JP)  
⑯ Inventor: Takemae, Yoshihiro  
8-13-303 Akasaka Minato-ku  
Tokyo 107(JP)  
Inventor: Nakano, Masao  
473-4-506 Hsasue Takatsu-ku  
Kawasaki-shi Kanagawa 213(JP)  
Inventor: Sato, Kimitaki  
4-11-35-204, Minamiazabu Minato-ku  
Tokyo 106(JP)  
Inventor: Kodama, Nobumi  
Fujisudaigonakahararayo, 798  
Shimokodanaka  
Nakahara-ku Kawasaki-shi Kanagawa 211(JP)

⑰ Representative: Schmidt-Evers, Jürgen,  
Dipl.-Ing. et al  
Patentanwälte Dipl.-Ing. H. Mitscherlich  
Dipl.-Ing. K. Gunschmann Dipl.-Ing.  
Dr.rer.nat. W. Körber Dipl.-Ing. J. Schmidt-  
Evers Dipl.-Ing. W. Melzer Steinsdorfstrasse  
10  
W-8000 München 22(DE)

EP 0 197 505 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European patent convention).

### Description

The present Invention generally relates to semiconductor memory devices and its mode of operation, more particularly to a dynamic random access memory device (DRAM) comprising one-transistor one-capacitor type memory cells, in which device it is possible to reduce the power consumption.

An example of a conventional semiconductor memory device generally comprises a memory cell array, a bit line charge-up circuit, a sense amplifier circuit, an active restore circuit and a column select circuit with respect to a pair of bit lines. The pair of bit lines from the memory cell array are coupled to each of the bit line charge-up circuit, the sense amplifier circuit, the active restore circuit and the column select circuit. The bit line charge-up circuit is used to initially charge the bit lines to a power source voltage. A datum (voltage) is read out from a memory cell within the memory cell array by use of the sense amplifier circuit which senses and amplifies the voltage read out via the bit lines. Hence, a small difference in the potentials at the bit lines is amplified and supplied to the active restore circuit. However, there is an inevitable decrease in the potential when the voltage is read out from the memory cell array by use of the sense amplifier circuit, and the active restore circuit is used to compensate for this decrease in the potential by amplification. Out of a plurality of such amplified signals from a plurality of active restore circuits, the column select circuit selectively passes a signal obtained from one pair of bit lines and supplies this signal to an external data file, for example, via a data bus.

However, a charge-up current or a discharge current in the pair of bit lines can be described by the following equation and is considerably large.

$$\begin{aligned} & [\text{Charge-up current (or discharge current)}] \\ & = [(\text{Potential at bit line}) \times (\text{Capacitance})] / [\text{Time}] \end{aligned}$$

Accordingly, in order to reduce the power consumption, semiconductor memory devices have been recently proposed in which the initial charge-up voltage is made less than or equal to one-half the power source voltage. When the initial charge-up voltage is one-half the power source voltage, the charge-up current becomes one-half that of the conventional semiconductor memory device described before.

In "Electronics and Comm. in Japan", Vol. 65, No. 3 (March 1982), Silver Spring, USA, pages 85-92, a dynamic MOS-RAM with a  $1/2 V_{cc}$ -midpoint bit line precharge is described; the active restore circuit is precharged to  $V_{cc}$ . Especially in page 90,

Fig. 13 and 14, a memory circuit is disclosed in which a disconnection of the bit lines performed by a signal controlled switch, is provided.

There the sense-amplifier or -latch with its cross coupled transistors becomes disconnected from the bit lines as well as from the memory circuit with its midpoint and its active restore circuit. The bit lines and the memory circuit remain connected with their memory cell.

But as will be described later on in the specification in conjunction with the drawings, when the initial charge-up voltage is reduced to less than or equal to one-half the power source voltage and the active restore circuit of the conventional semiconductor memory device is used as it is, it is extremely difficult without fluctuations to increase the potentials at the bit lines from this reduced charge-up voltage to a higher value. According to prior art the power consumption of the semiconductor memory device cannot be reduced considerably without introducing fluctuations on the operation of the semiconductor memory device.

Accordingly, it is object of the present invention to provide a semiconductor memory device operating without fluctuations. The invention is defined in claim 1.

A semiconductor memory device is provided which bit lines are initially charged up to a first voltage which is lower than a power source voltage and the bit lines are thereafter charged up to higher voltages. The power consumption is reduced because the bit lines are initially only charged up to the first voltage. Furthermore, although the bit lines are initially only charged up to the first voltage, it is possible to positively charge up the bit line to a voltage depending on a read out datum so that a normal operation of the semiconductor memory device is ensured.

The semiconductor memory device here used comprises a memory cell array comprising memory cells, a plurality of pairs of bit lines which are coupled to the memory cells of the memory cell array, a first bit line charge-up circuit coupled to one of the plurality of pairs of bit lines for initially charging up the one pair of bit lines from the memory cell array to a first voltage which is lower than a power source voltage used to drive the semiconductor memory device, an active restore circuit coupled to the one pair of bit lines and a switching circuit coupled to the one pair of bit lines for upon a signal disconnecting the one pair of bit lines into a first pair of bit line sections on the side of the memory cell array and a second pair of bit line sections on the side of the active restore circuit after the one pair of bit lines are initially charged up to the first voltage.

The semiconductor memory device comprises a second bit line charge-up circuit on the side of

the active restore circuit for charging up the pair of bit line sections on the side of the active restore circuit to a second voltage which is higher than the first voltage and lower than a third voltage, wherein the two bit line charge-up circuits are controlled independently by two different signals.

After reconnection of the bit line sections the charge-up of the bit line from the second voltage to the third voltage depending on the datum read out from the memory cell array can be performed at a high speed so that the semiconductor memory device is unaffected by a voltage fluctuation in the power source voltage.

Other objects and the features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG.1 is a circuit diagram showing an essential part of an example of the conventional semiconductor memory device as disclosed in the EP-A-0 114 492, Fig 9;

FIG.2 is a diagram showing changes in the potentials with respect to time at various parts of the semiconductor memory device shown in FIG.1;

FIG.3 is a circuit diagram showing an essential part of an embodiment of the semiconductor memory device used for the present invention; FIGS.4A and 4B are diagrams showing changes in the potentials with respect to time at various parts of the semiconductor memory device shown in FIG.3 for explaining the operation of the present invention.

#### DETAILED DESCRIPTION

First, description will be given with respect to the operation of an example of the conventional semiconductor memory device by referring to FIGS.1 and 2. As shown in FIG.1, the conventional semiconductor memory device generally comprises a memory cell array MA, a bit line charge-up circuit comprising transistors Q1 and Q2, a sense amplifier circuit comprising transistors Q3 and Q4, an active restore circuit comprising transistors Q5, Q6, Q7, Q8, Q9, Q10, Q11 and Q12 and a column select circuit comprising transistors Q13 and Q14. A pair of bit lines BL and  $\overline{BL}$  from the memory cell array MA are coupled to each of the bit line charge-up circuit, the sense amplifier circuit, the active restore circuit and the column select circuit. Word lines WL are coupled to the memory cell array MA. A signal line BC is coupled to the bit line charge-up circuit, and a signal line SAG is coupled to the sense amplifier circuit. Signal lines RS and

RS are coupled to the active restore circuit. In FIG.1, Vcc denotes a positive power source voltage, NO1 and NO2 respectively denote nodes within the active restore circuit and DB denotes a data bus line.

The conventional semiconductor memory device shown in FIG.1 employs the folded bit lines BL and  $\overline{BL}$  in order to read out with a satisfactory sensitivity a small charge stored in a memory capacitor which is within the memory cell array MA and has a small capacitance.

When data are read out from the memory cell array MA by use of the sense amplifier circuit, there is an inevitable decrease in the potential. The active restore circuit is provided to compensate for this decrease in the potential by amplification. The data amplified in the active restore circuit are supplied to the column select circuit which selectively passes a datum related to one pair of bit lines. The data selectively passed by the column select circuit are transmitted through the data bus line DB, amplified and supplied to a data file (not shown).

In the conventional semiconductor memory device shown in FIG.1, the potential at a point P is Vcc and the bit lines BL and  $\overline{BL}$  are initially charged up to the voltage Vcc by the bit line charge-up circuit. The datum or voltage read out from the memory cell array MA is obtained through these bit lines BL and  $\overline{BL}$  which are charged up, and a small difference in the potentials at the bit lines BL and  $\overline{BL}$  is amplified and converted into a signal. However, a charge-up current or a discharge current in the bit lines BL and  $\overline{BL}$  is considerably large as may be seen from the following equation.

$$\begin{aligned} & \text{[Charge-up (or discharge) current]} \\ & = \frac{[(\text{Potential at bit line}) \times (\text{Capacitance})]}{(\text{Time})} \end{aligned}$$

Accordingly, in order to reduce the power consumption of the semiconductor memory device, the above cited semiconductor memory device has been proposed in which the charge-up voltage is made equal to one-half the voltage Vcc. When the potential at the point P is  $Vcc/2$  and the charge-up voltage is  $Vcc/2$ , the charge-up current becomes one-half that of former conventional semiconductor memory devices.

However, problems occur when the charge-up voltage is made less than or equal to  $Vcc/2$  and the active restore circuit shown in FIG.1 is used as it is. Such problems will now be described in conjunction with FIG.2. FIG.2 shows changes in the potentials with respect to time at various parts of the semiconductor memory device shown in FIG.1. In FIG.2, the designations used in FIG.1 are used to show the potentials at the various parts of the

semiconductor memory device, and  $V_{ss}$  denotes a ground voltage.

The potential at the point P is  $V_{cc}/2$ . Before the read-out is made from the memory cell array MA, the potentials at the signal lines BC and  $\bar{RS}$  are respectively raised to  $V_{cc}$ . Hence, the transistors Q1 and Q2 of the bit line charge-up circuit are initially turned ON, and the potentials at the bit lines BL and  $\bar{BL}$  are respectively reset to  $V_{cc}/2$ . At the same time, the transistors Q7 and Q8 of the active restore circuit are also turned ON, and the potentials at the nodes NO1 and NO2 are respectively reset to  $V_{cc}/2$ .

When the mode changes from a stand-by (or reset) mode to an active mode in which the read-out is made, the potentials at the signal lines BC and  $\bar{RS}$  respectively decrease toward the ground voltage  $V_{ss}$ , and the bit lines BL and  $\bar{BL}$  assume floating states. When the potential at the word line WL increases, a small difference occurs between the potentials at the bit lines BL and  $\bar{BL}$  due to a datum ("0" or "1") read out from the memory cell within the memory cell array MA. A signal corresponding to the read out datum is amplified by decreasing the potential at a common source point of the transistors Q3 and Q4 which constitute the sense amplifier circuit. The potential at only the bit line which becomes low decreases from  $V_{cc}/2$  to  $V_{ss}$ , and at the same time, the potential at one of the nodes NO1 and NO2 decreases to  $V_{ss}$ . In the case shown in FIG.2, the potential at the bit line  $\bar{BL}$  decreases. Hence, the transistor Q12 within the active restore circuit is turned ON and the potential at the node NO2 decreases to  $V_{ss}$ . However, the potential at the node NO1 is maintained to  $V_{cc}/2$ .

In this state, the potential at the signal line RS is increased so as to increase the potential at the node NO1 from  $V_{cc}/2$  by the operation of the transistors Q9 and Q10. In actual practice, metal oxide semiconductor (MOS) diodes are used for the transistors Q9 and Q10.

Normally, the potential at the bit line must be zero when the datum is "0" and  $V_{cc}$  when the datum is "1". Hence, when the datum is "1", the bit line BL must be charged up from  $V_{cc}/2$  to  $V_{cc}$ . In order to charge up the bit line BL from  $V_{cc}/2$  to  $V_{cc}$ , it is necessary to increase the potential at the node NO1 and turn the transistor Q7 ON. In this case, it is necessary to increase the potential at the node NO1 to  $V_{cc} + V_r$ , where  $V_r$  denotes the threshold voltage of the transistor Q7. The potential at the line RS increases from  $V_{ss}$  to  $V_{cc}$ , but the original potential at the node NO1 is  $V_{cc}/2$ . Accordingly, the potential at the node NO1 cannot be increased to  $V_{cc} + V_r$  with ease.

Generally, the capacitance added at the node NO1 must be small compared to the capacitance of the transistor Q9 which is actually a MOS diode.

If the capacitance added at the node NO1 were large compared to the capacitance of the transistor Q9, the potential at the node NO1 will not reach a sufficiently large value even when the potential at the node NO1 is increased by the operation of the transistor Q9. Hence, in order to increase the potential at the node NO1 to the sufficiently large value, the capacitance and thus the size of the transistor Q9 (that is, the MOS diode) must be increased. However, since a plurality of active restore circuits are provided in accordance with the interval with which a plurality of pairs of bit lines are provided, it is impossible to relatively reduce the capacitance added at the node NO1 compared to the capacitance of the transistor Q9 by adding a large capacitance. Furthermore, when the large capacitance is added, the load becomes excessively large and a large voltage will be required to increase the potential at the node NO1.

For these reasons, it is found extremely difficult to increase the potential at the node NO1 (or NO2) to over  $V_{cc} + V_r$  and charge up the bit line BL (or  $\bar{BL}$ ) to  $V_{cc}$ .

Accordingly, the semiconductor memory device and its operation according to the present invention is designed so that the bit lines are initially charged up to a first voltage which is lower than  $V_{cc}$  but it is possible to thereafter charge up the bit lines to a second voltage which is higher than the first voltage and then to a third voltage which is third voltage depending on the read out datum, thereby making it possible to reduce the power consumption of the semiconductor memory device without introducing undesirable effects on the operation of the semiconductor memory device.

FIG.3 is a circuit diagram showing an essential part of an embodiment of the semiconductor memory device according to the present invention. In FIG.3, those parts which are the same as those corresponding parts in FIG.1 are designated by the same reference numerals, and description thereof will be omitted. The semiconductor memory device shown in FIG.3 differs from the semiconductor memory device shown in FIG.1 in that a switching circuit comprising transfer gate transistors Q15 and Q16 and a bit line charge-up circuit (hereinafter referred to as a second bit line charge-up circuit) comprising transistors Q17 and Q18 are additionally provided. The switching circuit is provided between the sense amplifier circuit comprising the transistors Q3 and Q4 and the active restore circuit comprising the transistors Q5 through Q12. The switching circuit separates the pair of bit lines into bit line sections BL and  $\bar{BL}$  on the side of the memory cell array MA and bit line sections BL1 and  $\bar{BL}$  on the side of the active restore circuit. The second bit line charge-up circuit is used to charge up the bit line sections BL1 and  $\bar{BL}$  to  $V_{cc}$ .

-  $V_r$ . A signal line  $BC_1$  is coupled to the bit line charge-up circuit (hereinafter referred to as a first bit line charge-up circuit) comprising the transistors  $Q_1$  and  $Q_2$ , and a signal line  $BC_2$  is coupled to the second bit line charge-up circuit. A signal line  $BT$  is coupled to the switching circuit.

Description will now be given with respect to the present invention by referring to FIGS.3, 4A and 4B. FIGS.4A and 4B show changes in the potentials with respect to time at various parts of the semiconductor memory device shown in FIG.3 for explaining the operation of the present invention. In FIGS.4A and 4B, the designations used in FIG.3 are used to show the potentials at the various parts of the semiconductor memory device, and  $V_{ss}$  denotes the ground voltage. FIG.4A shows the changes in the potentials at circuit parts on the side of the memory cell array  $MA$ , and FIG.4B shows the changes in the potentials at circuit parts on the side of the active restore circuit.

In the stand-by mode, different potentials at the signal lines  $BC_1$  and  $BC_2$  are applied, i.e.  $BC_1$  is increased to  $V_{cc}$ . The bit line sections  $BL$  and  $BL$  are respectively charged up to  $V_{cc}/2$  and the bit line sections  $BL_1$  and  $BL_1$  are respectively charged up to  $V_{cc}/2$ . At the same time, the nodes  $NO_1$  and  $NO_2$  are charged up to  $V_{cc}/2$  because the potential at the line  $RS$  is  $V_{cc}$ . The fact that the potentials at the nodes  $NO_1$  and  $NO_2$  are  $V_{cc}$  and high leads to the advantages, but which will be described later. The transfer gate transistors  $Q_{15}$  and  $Q_{16}$  are turned OFF after the pair of bit lines, that is, the bit line sections  $BL$ ,  $BL$ ,  $BL_1$  and  $BL_1$  are initially charged up to  $V_{cc}/2$ . The bit line sections  $BL$ ,  $BL$ , assume floating states when the potential at the signal line  $BC_1$  is decreased from  $V_{cc}$ .

Later on the potential at the word line  $WL$  is increased, a datum read out from the memory cell within the memory cell array  $MA$  is obtained at the bit line sections  $BL$  and  $BL$ . The potential at the bit line which is low decreases to  $V_{ss}$  when the transistors  $Q_3$  and  $Q_4$  constituting the sense amplifier circuit are turned ON. When the potential at the signal line  $RS$  is decreased and the potential at the signal line  $BT$  is increased, the bit line sections  $BL$  and  $BL_1$  become connected with each other and the bit line sections  $BL$  and  $BL_1$  become connected with each other.

When the potential at the signal line  $BT$  is increased after the sense amplifier circuit operates, the potential at the bit line section  $BL$  decreases to  $V_{ss}$ . For this reason, the potential at the node  $NO_2$  is also  $V_{ss}$ . On the other hand, the potential at the node  $NO_1$  remains charged up to  $V_{cc} - V_r$ . Accordingly, when the potential at the signal line  $RS$  is increased from  $V_{ss}$  to  $V_{cc}$ , the potential at the node  $NO_1$  becomes higher than  $V_{cc} + V_r$ .

and it is thus possible to charge up the bit line sections  $BL$  and  $BL_1$  to  $V_{cc}$  via the transistor  $Q_7$ .

The potential  $V_{cc} - V_r$  obtainable at the node  $NO_1$  is considerably high compared to the potential  $V_{cc}/2$  obtainable in the conventional semiconductor memory device shown in FIG.1. Due to this high potential at the node  $NO_1$ , it is possible to charge up the bit line which is high at a high speed when the potential at the signal line  $RS$  is increased from  $V_{ss}$  to  $V_{cc}$ .

The semiconductor memory device is initially charged up to a first voltage which is lower than the power source voltage. Hence, the required charge-up current is small and the power consumption can be reduced effectively. Furthermore, after the semiconductor memory device is initially charged up, only the bit lines are charged up to a third voltage which is much higher than the first voltage so that the semiconductor memory device can operate normally. The bit line is charged up to the third voltage from a second voltage which is higher than the first voltage and is lower than the third voltage, so that it is possible to positively charge up the bit line to the third voltage. For example, the first voltage is less than or equal to  $V_{cc}/2$ , the second voltage is equal to  $V_{cc} - V_r$  and the third voltage is equal to  $V_{cc}$ .

As disclosed different signals are applied to the signal lines  $BC_1$  and  $BC_2$ , by referring to FIGS.3, 4A and 4B. As mentioned FIG.4A shows the changes in the potentials at circuit parts on the side of the memory cell array  $MA$ , and FIG.4B shows the changes in the potentials at circuit parts on the side of the active restore circuit.

On the side of the active restore circuit, the potentials at the signal lines  $BT$  and  $RS$  are respectively increased to  $V_{cc}$  in the stand-by mode. Accordingly, the bit line sections  $BL$ ,  $BL$ ,  $BL_1$  and  $BL_1$  and the nodes  $NO_1$  and  $NO_2$  are respectively charged up to  $V_{cc}/2$ , and the semiconductor memory device is in a perfect stand-by mode.

When the mode of the semiconductor memory device changes to the active mode, the potential at the signal line  $BC_1$  decreases and the potential at the word line  $WL$  increases to obtain the datum via the bit lines. The read out datum is sensed and amplified in the sense amplifier circuit. At the same time, however, the potential at the signal line  $BT$  is decreased and the potential at the signal line  $BC_2$  is increased while the read out datum is amplified in the sense amplifier circuit. The potentials at the bit line sections  $BL_1$  and  $BL_1$  and the nodes  $NO_1$  and  $NO_2$  are respectively increased from  $V_{cc}/2$  to  $V_{cc} - V_r$  by decreasing the potential at the signal line  $BT$  and increasing the potential at the signal line  $BC_2$  while the read out datum is amplified in the sense amplifier circuit.

Now the potentials at the signal line  $RS$  and

the signal line BC1 are respectively decreased, and the potential at the signal line BT is increased. As a result, the potential at the node NO2 becomes Vss and the potential at the node NO1 becomes Vcc - Vr. When the potential at the signal line RS is increased from Vss to Vcc, the potential at the node NO1 becomes more than Vcc + Vr and the bit line sections BL and BL1 are respectively charged up to Vcc.

According to the invention, it is possible to obtain the charge-up of the bit line to the power source voltage depending on the read out datum at a high speed.

The invention is advantageous in that the semiconductor memory device is less affected by a voltage fluctuation in the power source voltage. In other words, the potentials at the signal lines BC1 and BC2 don't fluctuate although there may be a voltage fluctuation in the power source voltage.

Generally, the tolerance of the voltage fluctuation in the power source voltage is in the order of 5 (volts)  $\pm$  10 (%) in the case of the semiconductor memory device. When it is assumed that the power source voltage changes from 5.5 (volts) to 4.5 (volts), a similar change occurs in the potentials at the signal lines BC1 and BC2. On the other hand, the potentials at the nodes NO1 and NO2 and the bit line sections BL1 and BLT are respectively maintained to the charged up potentials of 5.5 (volts) - Vr. For this reason, after the fluctuation in the power source voltage occurs, the charged up potentials are in excess for the semiconductor memory device to operate at 4.5 (volts), and without the invention this excess charge may cause an erroneous operation of a semiconductor memory device.

However, according to the invention, the charge-up time required to charge up the bit line sections BL1 and BLT and the nodes NO1 and NO2 to the potential Vcc - Vr by increasing the potential at the signal line BC2 to the power source voltage Vcc is extremely short as may be seen from FIG.4B. The probability that the power source voltage fluctuates within this extremely short charge-up time is extremely small. Hence, the operation according to the invention is reliable even if the fluctuation in the power source voltage should occur.

Further, the present invention is not limited to this embodiment, but various variations and modifications may be made without departing from the scope of the present invention.

### Claims

1. A semiconductor memory device comprising: a memory cell array (MA) comprising memory cells;

a plurality of pairs of bit lines (BL, BL, BL1, BL1) which are coupled to the memory cells of said memory cell array (MA);

5 a first bit line charge-up circuit (Q1, Q2) coupled to one of the plurality of pairs of bit lines (BL, BL, BL1, BL1) for, upon a first signal (BC1), initially charging up said one pair of bit lines (BL, BL, BL1, BL1) of said memory cell array (MA) to a first voltage (1/2 Vcc), said first voltage being lower than a power source voltage (Vcc) used to drive said semiconductor memory device;

10 an active restore circuit (Q5-Q12) coupled to said one pair of bit lines (BL, BL, BL1, BL1), said circuit comprising circuit-nodes (NO1, NO2) initially charged up to said first voltage by said first bit line charge-up circuit, control signal inputs (RS, RS), and means (Q9, Q10) for boosting the voltages on said circuit nodes;

15 a switching circuit (Q15, Q16) coupled to said one pair of bit lines (BL, BL, BL1, BL1) for, upon a second signal (BT) applied to said switching circuit at the beginning of an access cycle, disconnecting said one pair of bit lines (BL, BL, BL1, BL1) into a first pair of bit line sections (BL, BL) on the side of said memory cell array (MA) and a second pair of bit line sections (BL1, BL1) on the side of said active restore circuit (Q5-Q12),

20 a second bit line charge-up circuit (Q17, Q18) coupled to said second pair of bit line sections (BL1, BL1) for, upon a third signal (BC2) applied to said second bit line charge-up circuit (Q17, Q18), charging up said second pair of bit line sections (BL1, BL1) on the side of said active restore circuit (Q5-Q12) as well as said circuit nodes (NO1, NO2) to a second voltage which is higher than said first voltage after said first pair of bit line sections has been disconnected from said second pair of bit line sections,

25 whereupon said first and second pairs of bit line sections (BL, BL; BL1, BL1) are reconnected with each other by said switching circuit (Q15, Q16), and said active restore circuit (Q5-Q12), in response to activation of said boosting means, charges up one bit line of said one pair of bit lines (BL, BL; BL1, BL1) to a third voltage which is higher than said first and said second voltage, said charging up depending on the datum read out from said memory cell of said memory cell array (MA).

2. A semiconductor memory device as claimed in claim 1, characterized in that said third voltage is equal to Vcc.
- 55 3. A semiconductor memory device as claimed in

claim 1, characterized in that said active restore circuit comprises a plurality of transistors (Q5-Q12), and said second voltage is selected to  $V_{cc} - V_r$ , where  $V_r$  denotes a threshold voltage of one of the transistors constituting said active restore circuit.

5

### Revendications

1. Dispositif de mémorisation à semiconducteur, comprenant :

une matrice de cellules de mémoire (MA) comprenant des cellules de mémoire ;

une pluralité de paires de lignes de bit (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ) qui sont couplées aux cellules de mémoire de ladite matrice de cellules de mémoire (MA) ;

un premier circuit de charge de lignes de bit (Q1, Q2) couplé à une paire de la pluralité de paires de lignes de bit (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ) servant, à l'apparition d'un premier signal (BC1), à initialement charger ladite paire de lignes de bit (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ) de ladite matrice de cellules de mémoire (MA) jusqu'à un premier potentiel ( $V_{cc}/2$ ), ledit premier potentiel étant inférieur à la tension d'une source d'alimentation électrique ( $V_{cc}$ ) servant à exalter ledit dispositif de mémorisation à semiconducteur ;

un circuit de restauration active (Q5 à Q12) couplé à ladite paire de lignes de bit (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ), ledit circuit comprenant des noeuds de circuit (NO1, NO2) initialement chargés jusqu'au premier potentiel par ledit premier circuit de charge de lignes de bit, des entrées de signaux de commande (RS,  $\bar{RS}$ ), et des moyens (Q9, Q10) servant à éléver les tensions présentes sur lesdits noeuds de circuit ;

un circuit de commutation (Q15, Q16) couplé à ladite paire de lignes de bit (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ) servant, à l'apparition d'un deuxième signal (BT) appliqué audit circuit de commutation au début d'un cycle d'accès, à déconnecter ladite paire de lignes de bit (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ) en une première paire de sections de ligne de bit (BL,  $\bar{BL}$ ) se trouvant du côté de ladite matrice de cellules de mémoire (MA) et en une deuxième paire de sections de ligne de bit (BL1,  $\bar{BL1}$ ) se trouvant du côté dudit circuit de restauration active (Q5 à Q12) ;

un deuxième circuit de charge de lignes de bit (Q17, Q18) couplé à ladite deuxième paire de sections de ligne de bit (BL1,  $\bar{BL1}$ ) et servant, à l'application d'un troisième signal (BC2) audit deuxième circuit de charge de lignes de bit (Q17, Q18), à charger ladite deuxième section de ligne de bit (BL1,  $\bar{BL1}$ ) se

trouvant du côté dudit circuit de restauration active (Q5 à Q12) ainsi que lesdits noeuds de circuit (NO1, NO2) jusqu'à un deuxième potentiel qui est inférieur audit premier potentiel après que ladite première paire de sections de ligne de bit a été déconnectée vis-à-vis de ladite deuxième paire de sections de ligne de bit ;

si bien que lesdites première et deuxième paires de sections de ligne de bit (BL,  $\bar{BL}$  ; BL1,  $\bar{BL1}$ ) sont reconnectées ensemble par ledit circuit de commutation (Q15, Q16) ; et

ledit circuit de restauration active (Q5 à Q12), en réponse à l'activation dudit moyen d'élévation, charge une ligne de bit de ladite paire de lignes (BL,  $\bar{BL}$  ; BL1,  $\bar{BL1}$ ) jusqu'à un troisième potentiel qui est supérieur audit premier et audit deuxième potentiel, ladite opération de charge dépendant de la donnée lue dans ladite cellule de mémoire de ladite matrice de cellules de mémoire (MA).

10

15

20

25

30

35

2. Dispositif de mémorisation à semiconducteur selon la revendication 1, caractérisé en ce que ladite troisième tension est égale à  $V_{cc}$ .

3. Dispositif de mémorisation à semiconducteur selon la revendication 1, caractérisé en ce que ledit circuit de restauration active comprend une pluralité de transistors (Q5 à Q12), et le deuxième potentiel est sélectionné de façon à valoir  $V_{cc} - V_r$ , où  $V_r$  désigne la tension de seuil de l'un des transistors constituant ledit circuit de restauration active.

### Patentansprüche

1. Halbleiterspeicheranordnung, bestehend aus einem Speicherzellen-Array (MA) mit Speicherzellen,

einer Mehrzahl von mit den Speicherzellen des Speicherzellen-Arrays (MA) verbundenen Bitleitungspaaaren (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ),

einer mit einem Bitleitungspaar aus der Mehrzahl Bitleitungspaaaren (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ) verbundenen ersten Bitleitungs-Aufladeschaltung (Q1, Q2), die dazu dient, dieses eine Bitleitungspaar (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ) des Speicherzellen-Arrays (MA) beim Auftreten eines ersten Signals (BC1) anfänglich auf eine erste Spannung ( $1/2 V_{cc}$ ) aufzuladen, wobei diese erste Spannung kleiner ist als die für den Betrieb der Halbleiterspeicheranordnung verwendete Versorgungsspannung ( $V_{cc}$ ),

einer mit dem einen Bitleitungspaar (BL,  $\bar{BL}$ , BL1,  $\bar{BL1}$ ) verbundenen aktiven Rückstellschaltung (Q5-Q6) mit Schaltungsknotenpunkten (NO1, NO2), die anfänglich von der ersten

40

45

50

55

60

65

70

75

80

85

90

95

100

105

110

115

120

125

130

135

140

145

150

155

160

165

170

175

180

185

190

195

200

205

210

215

220

225

230

235

240

245

250

255

260

265

270

275

280

285

290

295

300

305

310

315

320

325

330

335

340

345

350

355

360

365

370

375

380

385

390

395

400

405

410

415

420

425

430

435

440

445

450

455

460

465

470

475

480

485

490

495

500

505

510

515

520

525

530

535

540

545

550

555

560

565

570

575

580

585

590

595

600

605

610

615

620

625

625

630

635

640

645

650

655

660

665

670

675

680

685

690

695

700

705

710

715

720

725

730

735

740

745

750

755

760

765

770

775

780

785

790

795

800

805

810

815

820

825

830

835

840

845

850

855

860

865

870

875

880

885

890

895

900

905

910

915

920

925

930

935

940

945

950

955

960

965

970

975

980

985

990

995

1000

1005

1010

1015

1020

1025

1030

1035

1040

1045

1050

1055

1060

1065

1070

1075

1080

1085

1090

1095

1100

1105

1110

1115

1120

1125

1130

1135

1140

1145

1150

1155

1160

1165

1170

1175

1180

1185

1190

1195

1200

1205

1210

1215

1220

1225

1230

1235

1240

1245

1250

1255

1260

1265

1270

1275

1280

1285

1290

1295

1295

1300

1305

1310

1315

Bitleitungs-Aufladeschaltung auf die genannte erste Spannung aufgeladen werden, ferner mit Steuersignaleingängen (RS, RS) sowie mit Mitteln (Q9, Q10) zur Erhöhung der Spannungen an den Schaltungsknotenpunkten,

5

einem mit dem einen Bitleitungspaar (BL, BL, BL1, BL1) verbundenen Schalterkreis (Q15, Q16), der dazu dient, beim Anlegen eines zweiten Signals (BT) an den Schalterkreis zu Beginn eines Zugriffszyklus das eine Bitleitungspaar (BL, BL, BL1, BL1) in ein erstes von Bitleitungsabschnitten (BL, BL) auf der Seite des Speicherzellen-Arrays (MA) und ein zweites Paar von Bitleitungsabschnitten (BL1, BL1) auf der Seite der aktiven Rückstellschaltung (Q5-Q12) aufzutrennen,

10

und einer mit dem zweiten Paar von Bitleitungsabschnitten (BL1, BL1) verbundenen zweiten Bitleitungs-Aufladeschaltung (Q17, Q18), die dazu dient, nach dem Abtrennen des ersten Paares von Bitleitungsabschnitten von dem zweiten Paar von Bitleitungsabschnitten beim Anlegen einer dritten Signal (BC2) an die zweite Bitleitungs-Aufladeschaltung (Q17, Q18) das auf der Seite der aktiven Rückstellschaltung (Q5-Q12) liegende zweite Paar von Bitleitungsabschnitten (BL1, BL1) und die genannten Schaltungsknotenpunkte (NO1, NO2) auf eine zweite Spannung aufzuladen, die größer ist als die erste Spannung, woraufhin das erste und das zweite Paar von Bitleitungsabschnitten (BL, BL; BL1, BL1) von dem Schalterkreis (Q15, Q16) wieder mit einander verbunden werden

15

wobei die aktive Rückstellschaltung (Q5-Q12) in Abhängigkeit von der Aktivierung der Mittel (Q9, Q11) zur Spannungserhöhung eine Bitleitung des einen Bitleitungspaares (BL, BL, BL1, BL1) auf eine dritte Spannung auflädt, die größer ist als die erste und die zweite Spannung, wobei dieser Aufladevorgang von den aus der Speicherzelle des Speicherzellen-Arrays (MA) ausgelesenen Daten abhängt.

20

2. Halbleiterspeicheranordnung nach Anspruch 1, dadurch gekennzeichnet, daß die dritte Spannung gleich Vcc ist.

25

3. Halbleiterspeicheranordnung nach Anspruch 1, dadurch gekennzeichnet, daß die aktive Rückstellschaltung eine Mehrzahl von Transistoren (Q5-Q12) aufweist und daß die zweite Spannung zu Vcc - Vr gewählt ist, worin Vr eine Schwellenspannung eines der die aktive Rückstellschaltung bildenden Transistoren ist.

30

40

55

FIG. 1 PRIOR ART





FIG. 2  
PRIOR ART

FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B

